Jobs
Meine Anzeigen
Jobs per E-Mail
Anmelden
Stellenangebote Job Tipps Unternehmen
Suchen

Design for test engineer (m/f/d) - ref84987l

Frankfurt am Main
Aumovio
Ingenieur
Inserat online seit: Veröffentlicht vor 17 Std.
Beschreibung

Job Description


As an ASIC Mixed Signal DFT engineer (m/f/diverse) for Aumovio ASICs you define and implement DFT (Design for Test) and BIST (Built-In Self-Test) concepts necessary to test the functionality of mixed signal analog & digital functional circuit blocks on toplevel ASIC implementations. You also develop DFT specifications and drive DFT architecture and methods for designs as well as IPs to maximize test coverage while minimizing costs.

You have the opportunity to work on Aumovio’s diverse innovative automotive applications and find optimized solutions for their specific needs. Special care must be taken to meet the stringent automotive requirements.

Your tasks will focus on the following activities:

* Participation in feasibility studies for ASIC module functions and specification definition with the focus on implementing test functionality & concepts
* Development of test concepts for ASIC module functions based on the module and system level requirements
* Implement and verify testability features to our System-on-Chip designs
* Validation and verification of implemented test functionality & concepts
* Documentation of test concepts, functionality and procedures
* Collaboration with digital design, layout, verification, test and application teams
* Collaboration with analog designers in world-wide locations
* Collaboration with external design houses and foundry partners
* Give technical guidance to other DFT engineers, concept engineers, digital designers, physical implementation, and functional verification teams
* Define and implement DFT (Design for Test) concepts on ASIC toplevel
* Define and implement BIST (Built-In Self-Test) concepts, as well as IPs to maximize test coverage while minimizing costs
* Define and develop scripts for automatic scan insertion, execute scan insertion and ATPG (Automatic Test Pattern Generation)
* Perform test coverage analysis and improvement
* Manage SOC Design for Test efforts for complex projects, ensuring the successful execution coverage, manufacturability and quality plans

Qualifications

* Academic degree as a Master of Science or PhD in Electrical Engineering / Microelectronics / Physics or similar
* Experience in design and simulation of analog and mixed signal circuits using state-of-the-art ASIC design tools (e.g. Cadence, Siemens, Synopsys)
* Skills in SystemVerilog RTL, TCL, Python, and Unix/Linux environment appreciated
* Knowledge in digital design standards and practices in DFT - including ATPG, JTAG, MBIST and trade-offs between test quality and test time
* Experience in developing test concepts for analog blocks, functions and ASIC chiptop as well as how to implement test structures in analog blocks and functions
* Knowledge in layout of analog circuits appreciated
* Experience in analyzing and evaluating integrated circuits in lab environment
* Experience with testing mixed signal ASICs
* Experience in developing DFT specifications and driving DFT architecture and methods for designs
* Knowledge in semiconductor production processes (manufacturing, testing, failure analysis)
* Planning and organizing skills, ability to take initiative and to communicate effectively, eagerness to grow and develop
* Very good English language skills (written and spoken), advanced German language skills appreciated
* Team player with good communication and negotiation skills
* Ability to work in an international and multicultural environment
* Motivation and inspiration (operate with integrity and demonstrates dynamism)

Applications from severely handicapped people are welcome.



Additional Information


Ready to take your career to the next level? The future of mobility isn’t just anyone’s job. Make it yours! Join AUMOVIO. Own What’s Next.

Bewerben
E-Mail Alert anlegen
Alert aktiviert
Speichern
Speichern
Ähnliches Angebot
Bauingenieur nachtragsmanagement bahnbau (m/w/d)
Frankfurt am Main
Hering Bau GmbH & Co. KG
Bauingenieur
Ähnliches Angebot
Bauingenieur / bautechniker tiefbau (m/w/d) planung & sanierung kanalbau
Karben
Stadtwerke Karben
Bauingenieur
Ähnliches Angebot
Senior projektingenieur:in tunnel / spezialtiefbau für die nordmainische s-bahn
Hanau
Deutsche Bahn AG Zentral
Project Engineer
Mehr Stellenangebote
Ähnliche Angebote
Ingenieur Jobs in Frankfurt am Main
Jobs Frankfurt am Main
Jobs Frankfurt am Main (Kreis)
Jobs Hessen (Bundesland)
Home > Stellenangebote > Ingenieur Jobs > Ingenieur Jobs > Ingenieur Jobs in Frankfurt am Main > Design for Test Engineer (m/f/d) - REF84987L

Jobijoba

  • Job-Ratgeber
  • Bewertungen Unternehmen

Stellenangebote finden

  • Stellenangebote nach Jobtitel
  • Stellenangebote nach Berufsfeld
  • Stellenangebote nach Firma
  • Stellenangebote nach Ort
  • Stellenangebote nach Stichworten

Kontakt / Partner

  • Kontakt
  • Veröffentlichen Sie Ihre Angebote auf Jobijoba

Impressum - Allgemeine Geschäftsbedingungen - Datenschutzerklärung - Meine Cookies verwalten - Barrierefreiheit: Nicht konform

© 2025 Jobijoba - Alle Rechte vorbehalten

Bewerben
E-Mail Alert anlegen
Alert aktiviert
Speichern
Speichern