Senior ASIC Design Engineer DfT (m/f/d)31.03.2026 Advantest Europe GmbH Böblingen
Weitere passende Anzeigen:
Jobmailer
Ihre Merkliste /
Mit Klick auf einen Stern in der Trefferliste können Sie sich die Anzeige merken
1
Passende Jobs zu Ihrer Suche ...
... immer aktuell und kostenlos per E-Mail.
Sie können den Suchauftrag jederzeit abbestellen.
Es gilt unsere Datenschutzerklärung. Sie erhalten passende Angebote per E-Mail. Sie können sich jederzeit wieder kostenlos abmelden.
Senior ASIC Design Engineer DfT (m/f/d)
Drucken
Teilen
Böblingen
Informationen zur Anzeige:
Senior ASIC Design Engineer DfT (m/f/d)
Böblingen
Aktualität: 31.03.2026
Anzeigeninhalt:
31.03.2026, Advantest Europe GmbH
Böblingen
Senior ASIC Design Engineer DfT (m/f/d)
Über uns:
IoT, 5G and Artificial Intelligence. Unthinkable without us. More than half of all the microchips produced worldwide first pass through our hands. As the global market leader of automated test systems in the semiconductor industry we help the world to realize the digital transformation, enable our customers to shape the future and offer you
Aufgaben:
* Join a global, highly skilled engineering team at the heart of Advantest's cutting edge IC test solutions. As a Digital ASIC Design Engineer, you will help create the key technologies that enable the next generation of semiconductor testing.
* You will work on complex mixed signal ASICs used in Advantest's industry leading testers, taking digital modules and subsystems from first concept all the way to silicon in the final system, giving
* In this role, you will collaborate closely with system architects and design engineers. You will have a focus on generating test structures and memory BIST into existing circuity of IP blocks and the chip top level. You will use tools for pattern generation, keep power consumption under control, solve challenging technical problems, and deliver high quality results on schedule and at scale.
* Job Duties & Responsibilities
* Requirements gathering and elicitation for IP
* Architecture development for CMOS IP designs
* Design and RTL coding of digital and full-custom modules
* Verification on module and chip level including test plan/cases generation.
* Design for Test in existing IP and chip top level, implementation of memory BIST
* Support for floor-planning and physical design
* Test pattern generation
* Collaboration with other functions
Qualifikationen:
* BS in Electrical Engineering/Physics/Computer Science or equivalent with over
* 5 years' experience in Design for Test and BIST
* Knowledge of digital, mixed signal, RF and power device test methodologies
* Experience in Register Transfer Level (RTL) coding (Verilog and System Verilog)
* Experience with standard simulation tools for digital designs
* Ability to work in a fast paced, project oriented, team environment.
* Positive attitude and excellent communication skills are a must.
Wir bieten:
* Flexibility
* Benefits
* Development
* Fitness
* Security
* Flexible and trust-based working hours, 30 vacation days + option for additional vacation days, mobile working, individual part-time models and programs for extended periods of absence
* Attractive salary, share in Advantest´s success through our exceptionally appealing bonus program as well as numerous subsidies, discounts and offerings (e.g. bike leasing)
* Structured onboarding programs and mentoring, development discussions, technical and soft skill trainings, language courses and knowledge sessions
* Ergonomic working environment, sports and fitness options and events (e.g. Global Challenge) as well as health days
* Attractive company pension scheme, comprehensive insurance coverage and support in emergency situations
Berufsfeld
Bundesland
Standorte
©