Sense the power of light
Haben Sie das Zeug zum Erfolg? Die folgenden Informationen sollten von allen Bewerbern sorgfältig gelesen werden.
ams OSRAM is a global leader in innovative light and sensor solutions. "Sense the power of light" - our success is based on our deep understanding of the potential of light. By adding intelligence to light, we enable our customers to drive transformative applications. Our around 20,000 employees worldwide focus on innovation alongside the societal megatrends of digitalization, smart living, energy efficiency, and sustainability. Whatever your role is, you are a part of a talented team that enjoys exploring and designing new technologies.
* Define digital/system architecture as per system requirement and understand/derive spec, design partitioning and implement blocks in SV RTL accordingly
* Interact with Analog engineers; derive/define specification and analog/digital boundary protocol
* Verify the design implementation at block level using block level test bench or top-level test bench
* Synthesis, scan insertion and ATPG generation. Define/write assertion in the design. CDC, RDC, logic check by Questa/spyglass, LINT. Handle project design independently
* Interact with P&R engineers for physical implementation
* Post Silicon debug and check functionality in lab
* Technical communication with customer and/or marketing; presentation in design reviews, etc.
* Defining / tracking / working to ensure schedule adherence
* Master Degree in Electrical Engineering or similar; experience in Digital IC Design ASIC development, with proficiency in design of blocks and system level design
* 3-4 years of professional working experience
* Expertise in Architecture development and RTL coding. Should have experience in handling multiple clock domain
* Strong knowledge of serial protocols like I2C, I3C, SPI etc. And their implementation
* Experience in verification, synthesis, scan insertion, ATPG and timing analysis, early design analysis, CDC. (for example: irun, Xcelium, DC, Genus, Primetime, Tempus, Tetramax, spyglass, Questa). Proficiency in scripting using perl, shell, Tcl, python, GNU make etc. Low level programming in C
* Experience in interacting with physical design team to complete timing closer and successful implementation
* Experience/Knowledge of mixed signal blocks like ADC, DAC and other analog blocks like integrator, power management blocks from digital perspective is a plus
* Experience in DSP and implementation of different Digital Filters like CIC, decimation is a plus. Experience in data representation in different numbering format and working with algorithm is a plus
* English knowledge is required, German is a plus
* Diplom-Abschluss in Elektrotechnik oder einem vergleichbaren Studiengang; Erfahrung in der Entwicklung digitaler ICs und ASICs, insbesondere im Block- und Systemdesign
* 3-4 Jahre Berufserfahrung
* Fachkenntnisse in Architekturentwicklung und RTL-Codierung (System Verilog). Erfahrung im Umgang mit mehreren Taktdomänen
* Fundierte Kenntnisse serieller Protokolle wie I2C, I3C, SPI usw. Und deren Implementierung
* Erfahrung in Verifikation, Synthese, Scan-Insertion, ATPG und Timing-Analyse, Early-Design-Analyse, CDC (z. B. Xcelium, DC, Genus, Primetime, Tempus, Tetramax, Spyglass, Questa). Kenntnisse in Scripting mit Perl, Shell, Tcl, Python, GNU make usw. Sowie Low-Level-Programmierung in C
* Erfahrung in der Zusammenarbeit mit dem Physical-Design-Team zur Erreichung eines sauberen Timings und einer fehlerfreien Implementierung
* Erfahrung/Kenntnisse mit Mixed-Signal-Blöcken wie ADC, DAC und anderen analogen Blöcken wie Integratoren und Power-Management-Blöcken aus digitaler Perspektive sind von Vorteil
* Erfahrung mit DSP und der Implementierung verschiedener digitaler Filter wie CIC und Dezimierung ist ein Plus. Erfahrung in der Datendarstellung in verschiedenen Zahlenformaten und im Arbeiten mit Algorithmen ist ein Plus
* Englischkenntnisse sind erforderlich, Deutsch ist ein Plus