Job Description:
Airbus Defense & Space is looking for an
Bachelor's/Master's Thesis: Student (d/f/m) in the field of Engineering for Space Mechanisms Algorithms - VHDL Development into a Standardized, Space-Qualified IP core
Are you looking for an interesting topic? Would you like to discover the work of a digital development engineer (d/f/m) at Airbus Defence and Space?
Then apply now! We look forward to you joining us!
You will have the opportunity to become a member of the space mechanism department, working in close collaboration with the engineers with a focus on mechatronics and electronics. The focus of the thesis will be space grade motor control electronics.
* Location: Friedrichshafen
* Start: 01.11.2025
* Duration: 6 months
Your location
At Airbus in Friedrichshafen, you will be working on innovations where others go on vacation. Enjoy the panoramic view of Lake Constance while having lunch in our cafeteria. After work, you can join one of our many company sports groups to go running, sailing, or skiing.
Your benefits
* Work-life balance with a 35-hour week (flexitime).
* International environment with the opportunity to network globally.
* Work with modern/diversified technologies.
* At Airbus, we see you as a valuable team member and you are not hired to brew coffee, instead you are in close contact with the interfaces and are part of our weekly team meetings.
* Opportunity to participate in the Generation Airbus Community to expand your own network.
Your tasks and responsibilities
* Analysis and understanding of the existing development.
* Learn and understand formal development requirements from ESA standard.
* Definition of external interfaces of module interfaces together with Airbus engineers.
* Formalize requirements into a VHDL IP-Core specification.
* Check existing VHDL code against coding standards.
* Delta-development of module with respect to defined interfaces and coding standards.
* Definition and development of test-benches and test-cases.
* Perform anonymization of developed IP-Core.
* Perform verification and validation of IP-Core.
* Documentation of development and IP-Core according to ESA standard in English language.
Desired skills and qualifications
* Enrolled full-time student (d/f/m) in the area of Electrical Engineering, Telecommunication Engineering, Space Engineering or an equivalent field of study.
* Good basic knowledge in VHDL and FPGA development.
* Structured way of working.
* You are a good team player, have excellent communication skills, and are able to work independently.
* Solid capabilities and interest in documentation of work.
* Languages: English is mandatory; French or German would be an asset.
Please upload the following documents: cover letter, CV, relevant transcripts, enrollment certificate.
Not a 100% match? No worries! Airbus supports your personal growth.
Take your career to a new level and apply online now!
This job requires an awareness of any potential compliance risks and a commitment to act with integrity, as the foundation for the Company’s success, reputation and sustainable growth.
Company:
Airbus Defence and Space GmbH
Employment Type:
Final-year Thesis
-------
Experience Level:
Student
Job Family:
Mechanics & Mechatronics
By submitting your CV or application you are consenting to Airbus using and storing information about you for monitoring purposes relating to your application or future employment. This information will only be used by Airbus.
Airbus is committed to achieving workforce diversity and creating an inclusive working environment. We welcome all applications irrespective of social and cultural background, age, gender, disability, sexual orientation or religious belief.
Airbus is, and always has been, committed to equal opportunities for all. As such, we will never ask for any type of monetary exchange in the frame of a recruitment process. Any impersonation of Airbus to do so should be reported to emsom@airbus.com .
At Airbus, we support you to work, connect and collaborate more easily and flexibly. Wherever possible, we foster flexible working arrangements to stimulate innovative thinking.