Job Description YOU design digital logic in VHDL or Verilog for advanced FPGA platforms develop and maintain RTL testbenches and perform simulations integrate IP cores and implement communication interfaces (e.g. AXI, PCIe) conduct synthesis, place & route, and timing optimization support workflow automation and CI pipelines using scripting (TCL, Python)